Can someone help me understand the purpose of a baseline scan on an FET?
I have been told that it's to ensure the lining is thin, but that they test in first three days of cycle. It seems counterintuitive as surely that's when the lining is at its thickest?